STATESURE

Computer software, namely software for use in analyzing and testing electronic design state machine descriptions for VHDL and VERILOG language input and for developing an intermediate language therefrom, and printed manuals sold as a unit therewith