HARDWARE BEAN

"Compiler design tool that converts Java class files into synthesizable HDL (either Verilog or VDHL); library elements, described in Java, that can be converted into synthesizable HDL (either Verilog or VDHL)"