CACHE LOGIC

INTEGRATED CIRCUIT CHIPS FOR CONFIGURABLE PROGRAMMABLE GATE ARRAYS TO SIMULTANEOUSLY IMPLEMENT A PLURALITY OF LOGIC FUNCTIONS, WITH PORTIONS OF AN ARRAY CONFIGURABLE TO IMPLEMENT ALTERNATE LOGIC FUNCTIONS DURING OPERATION OF THE ARRAY WITHOUT AFFECTING OTHER PORTIONS OF THE ARRAY